标签:
无标签
BodaHx8 - MPEG-2 MP + H.264 HP + VC-1 AP + MPEG-4 ASP (DivX) + RV8/9/10 + JPEG codec (1920*1080*30)
Overview
Chips&Media`s BodaHx8 is a high_performance and optimally_unified multi_standard decoder IP that performs three major decoding functionalities such as H.264, MPEG_2, MPEG_4 (DivX), RV8/9/10, JPEG codec and VC_1 up to HD resolution at 30 frames per second. Under our technologies, BodaHx8 needs ultra low_power and ultra low clock frequency based on Chips&Media`s advanced video decoding hardware architecture, while BodaHx8 provides decent flexibility in error concealment, error resilient, and multi_resolution/multiplex decoder control based on exclusively designed video core processor.
Features
·Standards Compliance _ decoder only
· ISO/IEC 14496_10 AVC BP@L4, MP@L4 ,HP@L4.1
·ISO/IEC 13818_2 MPEG_2 MP@HL
·ISO/IEC 14496_2 MPEG_4 ASP (DivX)
·SMPTE VC_1 SP, MP, AP@L3
·RV8/9/10
·JPEG
·
Benefits
·Interface
·Host interface: AMBA3 32_bit APB interface
·External memory interface: AMBA3 64_bit AXI Interface or AMBA2 AHB interface
·Customized interface for optimally designed bus multi_master environments can be available
·Decoding tools
·Support all features of the standards
·Deblocking filter for post_processing
·State_of_art error concealment strategy
·Simultaneous multi_standard/multiple decoding is possible
·Error resilience tools
·Optional: Built_in rotation/mirroring function to remove redundant bus_loading: 90 x n degree rotation (n=
0,1,2,3); Vertical/horizontal mirroring
·Performance
·HD(1920X1080) decoding @ 150MHz
·Required host processor resource to run: less than 1 MIPS
Deliverables
·RTL source code
·IP integration guide & user guide
·Test_bench
·Evaluation Board
Tech Specs
Part Number BodaHx8
Short description MPEG_2 MP + H.264 HP + VC_1 AP + MPEG_4 ASP (DivX) + RV8/9/10 + JPEG codec (1
920*1080*30)
Provider Chips&Media, Inc
Portability FPGA
ASIC Target TSMC@90um
FPGA Target Xilinx Virtex 4
Type Soft
Compliant MPEG_2 MP@HL / MPEG_4 ASP (DivX) / H.264 HP@L4.1 / VC_1
Standard AP@L3.0 / RV8/9/10 / JPEG codec (Full HD decoder)
Maturity Very good
Availability Oct, 2007
TSMC Rating Verification: 0.09G (CLN90G)
FPGA Technology: Xilinx: Virtex_4 LX
Bus Compliance : AMBA AXI
Datasheet:
Related Links:
Labels: Docs
系统分类:
CPLD/FPGA | 用户分类:
IPcores | 来源:
转贴 | 【推荐给朋友】 | 【添加到收藏夹】